

REMARKS

This paper is filed in response to the Office Action mailed March 5, 2008. Claims 1, 3-6, 8-11, 13-16, and 18-24 are pending, and claims 4-6, 8-10, 14-16, 18-20, and 22-24 are withdrawn in response to an earlier restriction requirement. Applicants respectfully reserve the right to pursue the withdrawn claims in a divisional application. Claims 1, 11, and 21 are amended. No new matter is added by the amendments, which are supported throughout the specification and figures. Reconsideration of this application is respectfully requested in view of this response.

Claims 1, 3, 11, and 13 are rejected under U.S.C. 102(b) as being anticipated by U.S. Patent No. 6,232,945 to Moriyama (hereinafter referred to as Moriyama). Applicants respectfully traverse.

Claim 1 relates to an active-matrix addressing LCD device that includes, *inter alia*, a panel including an active-matrix substrate, an opposite substrate, and a liquid crystal layer sandwiched by the active-matrix substrate and the opposite substrate, the active-matrix substrate having data lines, scanning lines that intersect with the data lines at intersections, pixels arranged near the respective intersections, and TFTs arranged as switching elements for the respective pixels. The active-matrix addressing LCD of claim 1 also includes a source driver circuit for driving the data lines, a gate driver circuit for driving the scanning lines, and a controller circuit for controlling the source driver and the gate driver. In the active-matrix addressing LCD of claim 1, *a polarity of a data voltage applied to each of the pixels by way of a corresponding one of the data lines and a corresponding one of the TFTs is inverted in every set of two or more horizontal synchronizing periods by the controller circuit, and in the amended claim the polarity is not inverted in every horizontal synchronizing period.* Additionally, in the active-

matrix addressing LCD of claim 1 the source driver has a *resetting means for resetting the data voltages outputted by the source driver circuit in a blanking period of each of the horizontal synchronizing periods of the set*, and the resetting means performs its resetting operation with reference to a latch signal supplied to the source driver circuit by the controller circuit.

The Office action asserts that Moriyama discloses all of the features of claim 1. In particular, the Office action relies on figures 1, 2, and 18 as alleged disclosure of the feature of resetting means for resetting the data voltages outputted by the source driver circuit in a blanking period of each of the horizontal synchronizing periods of the set. However, the reset signal shown in the timing chart of figure 18 of Moriyama does not reset the data voltages outputted, as is apparent from a comparison of the video signal shown in figure 18, *which is not reset at the beginning or end of the reset signal*, but rather is raised when the reset signal begins and tapers off after the reset signal ends. Therefore, Moriyama does not identically disclose or suggest the feature of claim 1 of *resetting means for resetting the data voltages* outputted by the source driver circuit, and for at least this reason claim 1 is allowable.

However, in the interest of expediting prosecution, and for the purpose of clarification of the claimed subject matter, Applicants have amended claim 1 to recite that the polarity of a data voltage applied to each of the pixels by way of a corresponding one of the data lines and a corresponding one of the TFTs is inverted in every set of two or more horizontal synchronizing periods by the controller circuit, and *the polarity is not inverted after each horizontal synchronizing period*. The Office action apparently relies on figure 18 as disclosure of the unamended feature of the claim. Figure 18 of Moriyama apparently discloses a video signal that inverts with each synchronizing period. The Office action apparently asserts that the video signal of figure 18 of Moriyama discloses a signal which inverts every third synchronizing period

(Office action; page 3, lines 15-19), and that such an inversion anticipates the unamended claimed feature. Without admitting the veracity of the Office action's assertion, Applicants submit that the amended claim avoids situations the disclosure of figure 18 of Moriyama in which the video signal inverts at each cycle by reciting that the polarity is not inverted in every horizontal synchronizing period. Therefore, Moriyama does not disclose or suggest the new limitation of claim 1, and for at least this reason claim 1 is allowable.

Each of the other pending independent claims includes features similar to those discussed above in regard to claim 1, and therefore each of these independent claims is allowable for at least the same reasons as claim 1 is allowable.

Each of the dependent claims is allowable for at least the same reasons as their respective base claim is allowable.

Claim 21 is rejected under U.S.C. 103(a) as being unpatentable over Moriyama in view of Japanese Patent Publication No. 2001-249643 to Hirobumi (hereinafter referred to as Hirobumi). Applicants respectfully traverse.

The addition of Hirobumi does not cure the critical deficiency of Moriyama as applied against claim 1, and therefore since claim 21 includes features comparable to the features discussed above in regard to the allowability of claim 1, claim 21 is allowable over the cited references.

SUMMARY

As has been detailed above, none of the references, cited or applied, provide for the specific claimed details of Applicant's presently claimed invention, nor renders them obvious. It

is believed that this case is in condition for allowance and reconsideration thereof and early issuance is respectfully requested.

As this response/amendment has been timely filed, no request for extension of time or associated fee is required. However, the Commissioner is hereby authorized to charge any deficiencies in the fees provided to Deposit Account No. 50-1290.

If it is felt that an interview would expedite prosecution of this application, please do not hesitate to contact Applicant's representative at the below number.

Respectfully submitted,

/Brian E. Hennessey/

Brian E. Hennessey
Reg. No. 51,271

CUSTOMER NUMBER 026304

Telephone: (212) 940-8800

Fax: (212) 940-8986/8987

Attorney Docket No.: NECA 20.522 (100806-00219)